Increasing chip complexities demand a higher design productivity. IP cores, which implement commonly needed operations, can help to dramatically shorten development and verification times for new designs. They often allow for a efficient mapping of algorithmic tasks to a hardware architecture. In this paper we present a novel configurable building block for blind carrier synchronization that features combined frequency and phase offset estimation and an alternative modulation removal that improves communication performance compared to state-of-the-art designs. The used design flow exploits the benefits of IP cores for rapid development times while still offering the designer the full range of optimization possibilities for a specific design. It allowed us to do an almost complete design space exploration, assuring a near-optimal solution to the given problem. The implementation platform is a XILINX Virtex II Pro FPGA.
Introduction
It is well known that the increasing chip complexities demand a higher design productivity. An important method for decreasing development effort and shortening development time is the use of IP cores. Many common building blocks, such as multipliers, dividers and dual port rams, can be addressed by freely available IP cores. Configurability regarding precision, finite word lengths or throughput make them suitable for a wide range of designs, thus drastically reducing engineering effort for design and verification.
This paper demonstrates the design of a configurable IP core for blind carrier synchronization with novel features (combined frequency and phase offset estimation, an advanced modulation removal technique, and a configurable windowed spectral analysis). This building block is in use in a large scale communication system. The system throughCorrespondence to: D. Schmidt (schmidt@eit.uni-kl.de) put requirements can not be fulfilled by a DSP and due to the low volume an FPGA solution is far more cost efficient than an ASIC implementation. Thus, XILINX Virtex II Pro FPGAs were selected as implementation platform. We used the freely available IP cores generated with the XILINX core generator tool. The case study shows the high level design flow from the basic algorithms of the application to the implemented building block. This design flow includes the mapping of algorithmic steps to the available IP cores and the evaluation of algorithmic variations, considering both, communications performance and implementation complexity. While designing a communication system the designer always has to trade off between these two. Our building block offers a configurable interface to accept different word lengths at the input.
Every inner receiver for wireless communication must estimate the generally unknown parameters of timing, frequency and phase offset of the received signal. All possible negative influences introduced by them have to be eliminated. As mentioned, this paper concentrates on the frequency and phase offset estimation and correction (carrier synchronization) of bursts with Phase Shift Keying modulation for different modulation indices M (MPSK), e.g. M = 2 for BPSK and M = 4 for QPSK.
The rest of the paper is structured as follows. In Sect. 2 an overview about the used design flow is given. Section 3 provides an overview of the problem of carrier synchronization and the basic algorithms for the synchronization task. The individual steps carried out in this case study, according to the design flow, are covered in the following sections. Section 4 shows possible optimizations of the basic algorithm as well as a way to combine the task of frequency and phase offset estimation. Section 5 deals with the examination of the implementation alternatives and the mapping of algorithmic tasks to XILINX IP cores. The resulting architecture is presented in Sect. 6, followed by the conclusions in Sect. 7.
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Design flow
To minimize the time spent for design space exploration it is vital to exclude as many implementation alternatives as early in the process as possible. This is best done by evaluating the communications performance of each algorithm prior to the time consuming estimation of the implementation complexity and comparing it to the requirement specifications. A first estimate of the communications performance of an algorithm can be derived using a floating point model. The use of a high level modeling language, like SystemC or MATLAB, allows for faster development and shorter simulation times compared to a VHDL model. These first models are neither cycle accurate nor bit true models of the later implementation. Once an algorithm achieving a sufficient communications performance is found, the different implementation alternatives have to be reviewed. Thus a more accurate fixed point model of the hardware is needed that takes into account the effects of different quantization levels and of the IP cores used. Cores from the XILINX IP core library can be used to reduce development effort. To evaluate the impact of the decisions made on the communications performance, the simulation results of the fixed point model are compared to the results of the floating point simulation. The fixed point models can still be written in a high level language.
The core library provides IP cores for many high latency operations like FFTs or dividers. In cases where the number of clock cycles needed to perform a calculation is dominated by such complex operations, a rough throughput estimation can be done based on the specifications of the used IP cores. The glue logic does not significantly contribute to the computation complexity or the implementation complexity. Hence, to estimate the number of occupied slices, it is sufficient to instantiate and connect the main blocks of the design. Then, only for the design with the optimal trade-off a synthesizable VHDL-model has to be described and validated.
As a last step the resulting design has to be verified using the fixed point model. In the area of communication systems this can either be done with a bit true C-model or by comparison of statistical bit error rates. After synthesis, mapping and place and route have been performed, a final validation of throughput and area ensure the compliance with the given constraints.
Problem description
This section contains all fundamental algorithms needed for the development of our blind carrier synchronization building block. Further details and resources can be found in Meyr et al. (1997) ; Viterbi and Viterbi (1983) ; Mengali and D'Andrea (1997); van Trees (1968) ; Barry et al. (2004) . The basic synchronization steps are estimation of the frequency offset, frequency offset correction, estimation of the phase offset and correction of the phase offset.
In an MPSK modulation scheme the set of M possible symbols s m is given by: The received sample sequence r is given in the complex baseband according to Eq. (2):
The sample sequence r with L elements is based on MPSK symbols s with one sample per symbol and symbol duration T , and is disturbed by a noise sequence n. The frequency offset f o and phase offset have to be estimated and corrected. They are considered fixed during one burst transmission.
The estimation of the unknown parameters f o and can be done by data aided or non data aided methods. Data aided methods need known symbols in the transmitted bursts. The introduced redundancy is exploited to estimate the frequency and phase offset, at the cost of decreasing bandwidth and power efficiency (Meyr et al., 1997) . Hence, non data aided or blind methods become mandatory. They estimate the parameters without the help of such a training sequence. In this case especially estimation of frequency offset becomes a very critical task with high impact on communications performance. Deviation of the frequency estimation results in bursts with high bit error rates, resulting in high frame error rates after channel decoding.
For blind frequency or phase offset estimation the modulation introduced by the unknown transmitted symbol sequence s has to be removed from the received sample sequence r. State-of-the-art modulation removal is based on a power of M operation on r, where M is the modulation index.
Note that by such a power of M operation all the MPSK symbols defined in Eq. (1) are transformed to the symbol s 0 . After the modulation has been removed, an approximation of the maximum likelihood estimation of the frequency offset can be found by calculating the spectral power of the sequencer. This is done by performing a Fast Fourier Transformation (FFT) (Mengali and D'Andrea, 1997) with N points according to Eq. (4):
The sequence x with N elements corresponds to the sequencẽ r with L ≤ N elements of Eq. (4), which is padded with zeros to achieve the N elements of Eq. (4). Note that each bin X(k) represents the spectral power of x in a range of (M · N · T ) −1 Hz, not only in one distinct frequency. This results in a loss of accuracy, depending on the number N of points. The estimated frequency offsetf o is given by spectral analysis of the FFT output, i.e. the FFT bin corresponding to the estimated frequency offset is given by:
After spectral analysis of the FFT bins, the sample sequence r must be corrected with the calculated frequency offsetf o . The corrected sample sequence u is then given by:
Phase offset estimation can be done using the V and V algorithm presented in Viterbi and Viterbi (1983) . This algorithm requires the modulation to be removed from the sample sequence u, analogous to Eq. (4):
The phase offset of the sample sequence u is then estimated to be the average phase of the symbols in the sequenceũ, as given in Eq. (8):
The sequence u(l) must be corrected with the estimated phase offset˜ , which results in
Equation (8) still leaves an M-time phase ambiguity. Apart from this phase ambiguity the sequence v(l) gives an estimation of the transmitted symbols s(l). The resolution of the phase ambiguity can be achieved using several methods, e.g. differential encoding can be used. But this strongly depends on the actual communication system. Thus this step of the synchronization process is not considered in our case study.
Algorithm optimization
During the design space exploration we reviewed several modifications of the above mentioned algorithms. As mentioned, we were particularly interested in their impact on implementation complexity and communications performance.
Since the power operation for modulation removal in Eqs. (4) and (7) enhances the noise in the signal super proportional, so called self noise is inferred. This results in large frequency offset estimation errors especially at medium to low signal to noise ratio ranges. Thus bursts with high bit error rate and therefore high frame error rate after channel decoding result.
To elude this problem another approach for removing the modulation, proposed in Wang et al. (2003) ; Viterbi and Viterbi (1983) , is used. This technique for modulation removal is based on the following calculation:
The parameter k is an optimization parameter. Observe that in case of k = M Eq. (10) transforms into Eq. (4). imulations with different burst lengths and BPSK bursts showed similar results. A deailed discussion of the presented algorithms regarding communications performance an be found in [7] . The frequency and phase estimation can be performed in a combined manner dened by Equation 11 or in a separate manner, defined by Equation 6, Equation 7 and quation 8. Obviously, the combined frequency and phase offset estimation reduces he overall computational complexity. Simulation results also showed that using differnt modulation removal techniques for frequency and phase offset estimation does not ield a better communications performance.
IP Core Selection
o obtain a first estimate of the number of slices occupied by each implementation lternative, a VHDL-model that merely instantiates and connects the needed IP cores nd all major building blocks, is used. The time consuming task of describing all the eeded control logic and validating the design is not yet necessary at this stage, because or computational intensive algorithms, like the ones under consideration, the control ogic does not significantly contribute to the implementation complexity.
The components of the synchronization circuit are derived from the optimized alorithm and mapped to XILINX IP cores. We also used specific XILINX resources ike the internal multipliers (MULT) and block RAM (BRAM) available on the Virtex I Pro FPGA.
For the FFT calculation defined in Equation 4 three XILINX IP cores with differnt architectures are available [8] . The architectures differ in throughput, latency and eeded resources. Due to the throughput requirements we had to choose the fastest FT core with a throughput of one FFT bin calculation per clock cycle independent of 
Equation (11) uses the FFT result of Eq. (4) for the bin k with k = k f . Thus frequency and phase offset estimation can be combined efficiently. Note that in this case phase offset estimation and frequency offset estimation implicitly use the same technique for modulation removal. The input burst has to be corrected with the estimated values of frequency and phase offset, formally described as:
If the range of the occurring frequency offset is known in advance, the communications performance can be improved significantly by simply limiting the spectral analysis. This windowing technique is given by substituting k f in Eq. (12) with k f w from Eq. (13):
The parameters w u and w l define the FFT bin range, where the frequency offset has to be found. Setting w u to N/2 − 1 and w l to N/2 describes the FFT bin k f given in Eq. (5).
Evaluating the impact of the parameter k on communications performance is done by simulation. Figure 2 shows the bit error rates (BER) of QPSK bursts with a length of 150 symbols for the different modulation removal techniques. We simulated transmission of the bursts over an additive white Gaussian noise (AWGN) channel using a floating point model written in C. A reference graph ref is provided to allow comparison of the simulation results to a perfect frequency and phase synchronization reflecting the performance limits of the AWGN channel. Clearly, k = 1 yields the best performance. Simulations with different burst lengths and BPSK bursts showed similar results. A detailed discussion of the presented algorithms regarding communications performance can be found in Brack et al. (2004) .
The frequency and phase estimation can be performed in a combined manner defined by Eq. (11) or in a separate manner, defined by Eqs. (6-8) . Obviously, the combined frequency and phase offset estimation reduces the overall computational complexity. Simulation results also showed that using different modulation removal techniques for frequency and phase offset estimation does not yield a better communications performance.
IP core selection
To obtain a first estimate of the number of slices occupied by each implementation alternative, a VHDL-model that merely instantiates and connects the needed IP cores and all major building blocks, is used. The time consuming task of describing all the needed control logic and validating the design is not yet necessary at this stage, because for computational intensive algorithms, like the ones under consideration, the control logic does not significantly contribute to the implementation complexity.
The components of the synchronization circuit are derived from the optimized algorithm and mapped to XILINX IP cores. We also used specific XILINX resources like the internal multipliers (MULT) and block RAM (BRAM) available on the Virtex II Pro FPGA.
For the FFT calculation defined in Eq. (4) three XILINX IP cores with different architectures are available (Xilinx, 2003a) . The architectures differ in throughput, latency and needed resources. Due to the throughput requirements we had to choose the fastest FFT core with a throughput of one FFT bin calculation per clock cycle independent of the parameter k. The number of FFT points must be chosen to be at least twice the maximum burst length in the application Mengali and D'Andrea (1997) . It also has to be considered that more points result in a higher resolution of the FFT bins and hence in a higher estimation accuracy.
For the modulation removal defined in Eq. (10) the mapping to IP cores depends on the parameter k. A mapping from the equation to the implementation requires polar coordinates. Since, however, the input samples r are given in Cartesian coordinates a transformation is necessary. The calculation of arg (r) and |r| can be done with the CORDIC algorithm (Volder, 1959) , which works iteratively. XILINX provides a lot of different variations of a CORDIC IP core (Xilinx, 2003b) . A fully pipelined version with a throughput of one sample per clock cycle and a serial version with a throughput inverse proportional to the number of iterations are available. To fulfill high throughput requirements the pipelined IP core was chosen. In some cases of k and M the use of a CORDIC module obsolete. For k = M Eq. (10) reduces to a power of M operation, which can be implemented using 3 multipliers in the case of BPSK and 6 multipliers for QPSK modulation.
For M = 4 and k = 2 Eq. (10) equalsr = r 4 /|r| 2 . To calculate |r| 2 = (r) 2 + (r) 2 two multipliers are needed, so the CORDIC module can be replaced by 10 Multipliers and a divider. As a third alternative for k = 2, we can use a simplified CORDIC module (aCORDIC) that only calculates arg(r) but not |r|. Then, again, we need two additional multipliers to calculate |r| 2 . The simplified CORDIC module is also sufficient to perform the calculation of Eq. (10) in the case of k = 0.
After modulation removal the resulting sample sequencer has to be transformed back to Cartesian coordinates for the FFT calculation (see Eq. (4)). This is accomplished with a sine-/cosine-look-up-table (SCL) (Xilinx, 2002) , also available as an IP core, and internal multipliers to realize the e j x operation.
The realization of Eq. (5) as well as the improved version, defined in Eq. (13), is not based on IP cores. The windowing feature proposed in Eq. (13) to evaluate k f w is realized using a limited maximum absolute value search on the determined FFT bins. This can be implemented in a very efficient way using only counters and comparators. Since this part does not differ between two algorithmic alternatives, it does not have to be taken into account when comparing their implementation complexities.
After determining the frequency bin k f w , the phase offset is estimated according to Eq. (11). Again, the argument function needed for this equation is realized with a CORDIC IP core. Because only one argument calculation per phase estimation has to be performed, we can use a rather small serial aCORDIC core without the ability to calculate |r|.
Rotation of the samples, as described, in Eq. (12) is accomplished with complex number multiplications and a sec- performance of each implementation alternative based on high level simulations SystemC/MATLAB) and the specifications of the used IP cores. The time demand step of describing and verifying a fully functional and synthesizable VHDL-model only to be done for the final architecture. Thus, the IP core based design flow pro to combine near optimal results with very short development times.
Conclusion
In this paper we presented a configurable building block that utilizes advanced t niques like combined frequency and phase synchronization, improved modulation moval and a windowed spectral analysis. These features yield high throughput, c pact size and best communications performance achievable for transmissions with training sequence. We used a design flow suitable for a wide range of designs. In case study we showed how to employ it to efficiently explore the design space f blind frequency and phase synchronization module for MPSK bursts. ond SCL. The considered implementation alternatives for modulation removal and the IP cores needed by each of them are listed in Table 1 . It also shows the number of slices and other hardware resources occupied. The resources needed by the FFT and for the other building blocks (phase offset estimation, spectral analysis with windowing and combined correction) are not taken into account, because they are the same for all values of k.
Results
We used XILINX ISE 6.1 for synthesis and place and route with XILINX Virtex II Pro FPGA XC2VP50 as target platform. Figure 3 shows the main building blocks of the implemented architecture. We assume that the input signal is filtered using a matched filter and is sampled at one sample per symbol. As a front-end to the IP core an automatic gain control unit (AGC) is required to adapt the input samples bit width to the IP core input bit width without limiting the dynamic range. The back-end must deal with the M-times phase uncertainty introduced by Eq. (8).
The building blocks modulation removal, FFT, spectral analysis, and phase/freq. correction correspond directly to the algorithms from Sect. 3 and Sect. 4. The RAM buffer is used to guarantee constant throughput by hiding the FFT latency.
The final working and validated IP core is configurable regarding different bit widths (BW) of the input signal r and maximum burst lengths (MBL). As can be seen in Table 2 the size of the IP core grows strongly with increasing MBL due to the FFT component. The results also show that the overhead introduced by the alternative modulation removal with k = 1 (about 250 slices, Table 1 ) is very small compared to the overall resource needs of the IP. Considering the 0.5 dB gain in communications performance over the state-of-theart technique with k = 4 (Fig. 2) , we considered implementation of the alternative modulation removal to be worthwhile. The resulting maximum sample throughput is about half the clock speed because the FFT point size is at least twice the maximum burst length (Sect. 5). Thus the corresponding bit rate is determined by the modulation:
For example, using QPSK modulation Eq. (14) evaluates to a bit rate beyond 100 Mbps for every configuration (Table 2) . We have also shown that an IP core based design flow allows not only for a rapid implementation but also for a fast and exhaustive design space exploration. As in many designs resource needs and throughput are dominated by operations that can be covered with pre-existing IP cores, it is possible to quickly and accurately estimate the performance of each implementation alternative based on high level simulations (in SystemC/MATLAB) and the specifications of the used IP cores. The time demanding step of describing and verifying a fully functional and synthesizable VHDL-model has only to be done for the final architecture. Thus, the IP core based design flow proved to combine near optimal results with very short development times.
Conclusions
In this paper we presented a configurable building block that utilizes advanced techniques like combined frequency and phase synchronization, improved modulation removal and a windowed spectral analysis. These features yield high throughput, compact size and best communications performance achievable for transmissions without training sequence. We used a design flow suitable for a wide range of designs. In our case study we showed how to employ it to efficiently explore the design space for a blind frequency and phase synchronization module for MPSK bursts.
